Thinning Processor for 160 X 192 Pixel Array Fingerprint Recognition

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Pixel array detector for X-ray free electron laser experiments

X-ray free electron lasers (XFELs) promise to revolutionize X-ray science with extremely high peak brilliances and femtosecond X-ray pulses. This will require novel detectors to fully realize the potential of these new sources. There are many current detector development projects aimed at the many challenges of meeting the XFEL requirements [1,2]. This paper describes a pixel array detector (PA...

متن کامل

Design of 128x8 Pixel Array Fingerprint Sensor with a Capacitive- Sensing Circuit Technique for Image Enhancement

This paper proposes 128x8 array swipe type fingerprint sensor with a capacitive-sensing technique for image enhancement. The circuit of one pixel includes a pixel level chargesharing and charge pump to replace an ADC. The circuit also adopts the circuit technique that improves quality of dry finger image captured with capacitive fingerprint sensor LSIs. The proper operation is validated by HSPI...

متن کامل

Related-key rectangle cryptanalysis of Rijndael-160 and Rijndael-192

In this paper we present the first related-key rectangle cryptanalysis of Rijndael-160/160 and Rijndael-192/192. Our attack on Rijndael-160/160 covers eight rounds. The attack complexities are 2 chosen plaintexts, 2 8-round Rijndael-160/160 encryptions and 2 bytes. Our attack on Rijndael-192/192 covers ten rounds. It requires 2 chosen plaintexts, 2 10-round Rijndael192/192 encryptions and 2 byt...

متن کامل

An ASIC Implementation of Fingerprint Thinning Algorithm

This paper proposes an effective fingerprint identification system with hardware block for thinning stage processing of a verification algorithm based on minutiae with 39% occupation of 32-bit RISC microprocessor cycle. Each step of a fingerprint algorithm is analyzed based on FPGA and ARMulator. This paper designs an effective hardware scheme for thinning stage processing using the Verilog-HDL...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of information and communication convergence engineering

سال: 2010

ISSN: 2234-8255

DOI: 10.6109/jicce.2010.8.5.570